verilog variable naming rules - Search