what is always in verilog - Search