always meaning in verilog - Search