always meaning in verilog - Search
Refresh